640.png

id: dd22d2b14c2449c897f04943d275d038
mime: image/png
filename: 
created_time: 2025-11-28T16:57:55.678Z
updated_time: 2025-11-30T12:53:12.784Z
user_created_time: 2025-11-28T16:57:55.678Z
user_updated_time: 2025-11-30T12:53:12.784Z
file_extension: png
encryption_cipher_text: 
encryption_applied: 0
encryption_blob_encrypted: 0
size: 363113
is_shared: 0
share_id: 
master_key_id: 
user_data: 
blob_updated_time: 1764349075678
ocr_text: CPU/GPU/FPGA/ASIC\nwr @ ne NMP\n%2 (Toshiba) TOSHIBA\nMCU\nsawn ©\nFER Eastsoft. | essemi
ocr_details: [{"words":[{"t":"CPU/GPU/FPGA/ASIC","bb":[219,432,72,93],"bl":[219,432,89,89]}]},{"words":[{"t":"wr","bb":[5,69,125,144],"bl":[5,69,143,144]},{"t":"@","bb":[81,114,120,153],"bl":[81,114,144,144]},{"t":"ne","bb":[330,366,127,140],"bl":[330,366,144,144]},{"t":"NMP","bb":[383,470,116,148],"bl":[383,470,144,144]}]},{"words":[{"t":"%2","bb":[330,362,696,739],"bl":[330,362,727,727]},{"t":"(Toshiba)","bb":[376,452,706,727],"bl":[376,452,727,728]},{"t":"TOSHIBA","bb":[460,582,707,728],"bl":[460,582,728,728]}]},{"words":[{"t":"MCU","bb":[303,349,922,937],"bl":[303,349,937,937]}]},{"words":[{"t":"sawn","bb":[5,91,1503,1522],"bl":[5,91,1522,1522]},{"t":"©","bb":[101,155,1491,1533],"bl":[101,155,1522,1522]}]},{"words":[{"t":"FER","bb":[5,91,1556,1575],"bl":[5,91,1575,1574]},{"t":"Eastsoft.","bb":[107,199,1555,1574],"bl":[107,199,1574,1573]},{"t":"|","bb":[206,212,1551,1583],"bl":[206,212,1573,1573]},{"t":"essemi","bb":[215,274,1555,1573],"bl":[215,274,1573,1573]}]}]
ocr_status: 2
ocr_error: 
ocr_driver_id: 1
type_: 4